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Abstract—Multifrequency charge pumping analysis has been
performed using a multiphonon-assisted charge trapping model in
the view of analyzing the oxide region in energy and position that
can be characterized using charge pumping (CP) characterization.
Transient phenomena observed during CP and ac characterization
(hysteresis loops) have been modeled, and the role of out-of-
equilibrium quasi-Fermi levels in proximity of the Si/SiO2 inter-
face has been studied in detail.
Index Terms—Charge pumping (CP), charge trapping,
multiphonon-assisted model, oxide degradation.
I. INTRODUCTION
THE CHARACTERIZATION and extraction of defect con-centrations in CMOS oxides are challenging device relia-
bility tasks due to the complexity of the trapping mechanisms in
oxide and interface defects. For this reason, several techniques
are employed to extract the defect concentration in electri-
cally stressed oxide layers, including capacitance/conductance
voltage (CGV) methods [1]–[3], charge pumping (CP) char-
acterization [4]–[6], random telegraph noise measurements
[7], [8], scanning tunneling spectroscopy (STS), and time-
dependent defect spectroscopy (TDDS) analyses [9]. Multifre-
quency charge pumping (MFCP) techniques are increasingly
adopted to determine the defect distribution NT (x,ET ) in
particular regions of the oxide. Although multistate [8], [9] and
multiphonon-assisted models [10]–[14] have been proposed for
the analysis of trapping dynamics, the interpretation of the
electrical characteristics generally relies on simplified compact
analytical approaches [1], [3], [6], [15], [16]. In particular,
the sensitivity and dependence of the MFCP current on the
pulse characteristics as well as on the nature of the defects has
been demonstrated significantly more intricate for traps located
within the dielectrics than for interface traps [6]. This aspect
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reinforces the need for a rigorous approach in modeling the
transient dynamics of charge trapping.
In part I [17], a multiphonon-assisted impedance model has
been described and validated on ac measurements. This study
has been performed considering equilibrium conditions for
dc and small-signal ac analysis [17], and the region of the
dielectric layer characterized with capacitance measurements
has been determined.
In this paper, the multiphonon-assisted model presented in
[17] is applied to the analysis of transient effects on ac char-
acteristics and to the assessment of MFCP measurements for
trap dynamics analysis. The proposed model can be adopted
to evaluate the accuracy of trap extraction techniques and for
the determination of the spatial and energetic distribution of
defects. This paper is organized as follows. In Section II, the
validity of trap equilibrium conditions is investigated. Out-of-
equilibrium conditions and transient effects in MFCP charac-
teristics are investigated in Section III. The dependence of the
CP current and of the extension of the probed region on CP
pulse parameters is also discussed. Section IV details the role
of capture/emission (C/E) dynamics of oxide traps on hysteresis
loops in ac characteristics.
II. EQUILIBRIUM CONDITIONS AND TRAPPING DYNAMICS
Let us consider a cross-sectional plane in the dielectric at a
given oxide depth x. During a transient pulse, we can assume
that each individual trap at depth x exchanges carriers only
with the channel and the gate. In the present 1-D model,
transverse directions (y, z) are not explicitly accounted for.
The large number and variety of defects that can be present
in the cross-sectional plane at x have been associated to an
energy distribution. Moreover, carrier exchange by trap-to-trap
tunneling has been neglected.
The rate equation needs to be solved for each energetic level,
calculating the quasi-Fermi level EF in the oxide stack for all
the possible trap energies ET . Thus
NT (x,ET )g
∂fT
∂t
=
[
Φc(x,ET , t) + Φ˜e(x,ET , t)
−Φe(x,ET , t)− Φ˜c(x,ET , t)
]
. (1)
Traps follow a spatial and energetic distribution NT (x,ET )
in the oxide layer, fT (x,ET , EF , t) = 1/(1 + exp((ET −
EF )/kBT )) is the electron trap occupation, the holes (electron,
0018-9383/$31.00 © 2012 IEEE
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respectively) C/E fluxes Φ˜C/Φ˜E (ΦC/ΦE , respectively) have
been calculated as in [17] and [18], and g is a charge factor
introduced to take into account the defect charging model.
The general approach of (1) is required to accurately take into
account the out-of-equilibrium conditions of the system.
It should be pointed out that the attribution of a quasi-Fermi
level to a single defect has been only performed in the view
of better illustrating the equilibrium steady state condition.
Indeed, in part I [17], the dc operating point for the ac analysis
has been calculated in quasi-static conditions, neglecting all
the large-signal transient effects. After a sufficiently long time,
the defects establish a common equilibrium condition with the
substrate/gate, and their quasi-Fermi levels equal the one in the
carrier reservoirs. Under this equilibrium condition, a uniform
quasi-Fermi level is eventually established for all the defects
located on an entire device cross section x. In practice, since
EF (x) is the same for the totality of defects at depth x, the rate
equations describing the dynamics of the different traps can be
summed term-to-term, and a single rate equation controlling the
trapping dynamics is obtained. Thus∫
ET
NT (x,ET )g
∂fT (x,ET , EF (x, t), t)
∂t
dET
=
∫
ET
[
Φc(x,ET , t) + Φ˜e(x,ET , t)
−Φe(x,ET , t)− Φ˜c(x,ET , t)
]
dET . (2)
Equation (2) differs from (1) as it includes the integration
over trap energy ET . In the following, this approach will be
referred to as “quasi-equilibrium” (QE) approximation. In such
an approach, nonequilibrium effects on fT are neglected. As
pointed out in this part II, the QE approximation can lead
to unphysical interpretations when large signals are applied.
Moreover, since the approximation still remains applicable to
small-signal ac analysis (part I) and this solution is sensibly
more efficient compared with the general approach, it is im-
portant to discuss the range of validity of this solution and
its consequences on the misleading interpretations of transient
results.
III. MFCP
A. Calibration Methodology
In this section, MFCP and ac results have been analyzed
to investigate the importance of transient out-of-equilibrium
effects on CP characteristics and the relevance of the method-
ology applied for the extraction of trap concentration profiles.
In a first step, ac characteristics, measured on electrically
stressed multifingered nMOS devices integrated in a 65-nm
technology, have been compared with simulation results by
solving (2) in dc equilibrium conditions. The extracted spa-
tial/energetic defect profile follows a bivariate Gaussian distri-
bution, whose validity has been discussed in part I [17].
In a second step, for the same stress conditions, CP mea-
surements have been performed applying periodic pulses on
the gate of the CMOS device. Channel inversion occurs in the
Fig. 1. (a) Pulse applied for CP analysis. Both the amplitude of the pulse,
the voltage swing Vsw, and the frequency have been varied. (b) Simulated
current density generated by the capture emission of holes from the valence
band of the substrate. Similar results are also shown for the C/E flow of
electrons on the conduction band of the Si substrate in (c). Insets indicate the
current components in log scale during the transition phases: (solid red) h+
emission dominating, (solid blue) e− capture dominating, (dashed red) h+
capture dominating, and (dashed blue) e− emission dominating.
high phase of each pulse, and the oxide and interface defects
capture electrons from the conduction band. When the voltage
decreases to the low-level region, trapped electrons recombine
with holes captured from the valence band [6]. Carrier emission
toward the gate can also occur. This contribution becomes dom-
inant in ultrascaled oxide layers [19]. All the aforementioned
effects have been considered in the model.
As reported in [20] from large-signal voltage sweep charac-
teristics indicated (not shown here), trap recovery can occur
during the application of typical CP pulses, and the CP cur-
rent has been shown decreasing with time. Therefore, since
trap recovery phenomena are not considered in the proposed
implementation of the model, the results illustrated in this paper
could be considered as an effective averaged response of the
defects for the totality of the applied CP pulses.
Fig. 1(a) shows a single simulated CP pulse applied to the
device. The analysis has been performed varying the low base
voltage bias Vlow from −2 to 0.5 V, whereas the amplitude of
the applied pulse, i.e., the swing voltage Vsw = Vhigh − Vlow,
ranges from 0.8 to 2.5 V. The signal frequency ν is varied from
1 kHz to 1 MHz. Three square pulses have been simulated
to avoid the presence of undesired transient effects originated
from the initial equilibrium condition.
The transient trapping currents are shown in Fig. 1(b) and (c)
and can be expressed by the net e−/h+ fluxes
JTVB(t) =
∫
x
∫
ET
[
Φ˜C(x,ET , t)− Φ˜E(x,ET , t)
]
dET dx
JTCB(t) =
∫
x
∫
ET
[ΦC(x,ET , t)− ΦE(x,ET , t)] dET dx.
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Fig. 2. (a) Gate-channel (in blue) and bulk (in red) capacitance values as a
function of the bias voltage for different small-signal frequencies and after a
positive constant voltage stress of 1000 s at 5.5 V. Symbols indicate measure-
ment results, whereas simulations are shown in a solid line. Both the threshold
voltage shift and the parasitic capacitive component of the traps are accurately
reproduced for a frequency range from 1 kHz to 1 MHz. (b) CP current versus
Vlow voltage for different CP pulse frequencies and using Vswing = 2.5 V. The
same spatial/energetic trap distribution profile (similar to the one described for
results in part I of this paper) has been adopted to reproduce all the results.
Fig. 1(b) shows that, for the CP pulses where the MOS oper-
ates both in accumulation and inversion (Vsw = 2.5 V, Vlow =
−0.4 V), the HIGH → LOW transition generates a hole cap-
ture current (dashed red curve), which exponentially decreases
when the voltage is maintained at Vlow. Electron emission can
be also noticed in this phase. On the other hand, during the
LOW → HIGH transition shown in the inset in Fig. 1(c),
electron capture (solid blue) dominates in weak/strong inver-
sion, whereas hole emission occurs when the device is in
depletion. The current contributions during the transitions must
be carefully taken into account due to their important role in the
estimation of the CP current.
The total CP current Jcp, depicted in Fig. 2(b) as a function of
Vlow, has been calculated integrating the net transient currents
JTVB(t) and JTCB(t) over an entire square pulse. Thus
Jcp =
∫
T
JTVB(t) dt = −
∫
T
JTCB(t) dt (3)
where T corresponds to a full period of the CP pulse
T = 1/ν.
Fig. 2(a) indicates the ac characteristics of the MOS device
for various small-signal frequencies from 1 kHz to 1 MHz. AC
simulations are performed using (2) as in [17]. In (b), MFCP
measurements and simulations performed using the same defect
distribution as for ac characteristics [17]. For each Vlow in
Fig. 2(b), a full transient simulation has been performed with
the general transient model of (1), and the CP current has been
calculated. Good correlation with transient results for different
frequencies has been found.
B. On the Validity of QE Approximation
Fig. 3 shows the calculated EF and fT as a function of
energy and position in the dielectric for two timesteps of a CP
simulation. At the beginning of the pulse [plots (a,b)], the trap
distribution is in equilibrium with one of the reservoirs (dc con-
ditions; V = Vlow = −1.2 V), following the quasi-Fermi level
in proximity of the Si/SiO2 interface regions. In the middle of
Fig. 3. Calculated quasi-Fermi level (a,d) and trap occupation (b,e) distribu-
tions in energy and oxide depth for different bias conditions during a CP pulse
using the transient model of (1). The Si/SiO2 interface is placed at position
x = 0 with the substrate conduction and valence band edges at 0 and 1.2 eV.
Initial dc equilibrium conditions at Vlow = −1.2 V are shown in (a) and (b).
Transient conditions after two CP cycles are represented in (d) and (e). Drastical
differences are noticed when the QE approximation is considered. In transient
conditions, only the dependence of C/E rates in depth is considered [plots (c,f)],
causing border/oxide defects to remain filled almost independently from their
energetic level.
the oxide, when taking into account the gate C/E contributions,
different equilibrium conditions dependent on the energetic
positions of the defects are created, and as a consequence,
both EF and fT vary with energy. If one considers the QE
approximation [see Fig. 3(c)], a similar equilibrium condition
on fT is found in proximity of the two interfaces, e.g., within
1 nm–depth, but differences are found in the transition region,
i.e., for a depth between 1 and 3 nm.
On the rising edge of the voltage pulse, defects in proximity
of ESiC are progressively filled by e−, whereas traps near ESiV
are emptied of holes. The equilibrium front propagates from the
two Si band edges as charge exchange driven by the C/E time
constants continues [21]. When decreasing the applied voltage,
e− are emitted toward the Si conduction band and traps at the
midgap capture h+ from the valence band.
After an entire CP pulse, deep defects do not reach equilib-
rium [see Fig. 3(d)] and remain filled of e− following a spatial
and energetic fT distribution [see Fig. 3(e)]. If one chooses to
apply the QE approximation to transient simulations, the C/E
fronts only propagate along the direction of oxide depth while
the propagation along the direction of the energy level is not
present. As a consequence, the charge distribution in out-of-
equilibrium conditions after a CP pulse is uniform in energy and
forms a peak at a given depth. A supplementary color MPEG
file showing the trap occupation for a complete CP pulse is
available at http://ieeexplore.ieee.org1.
1The MPEG file is available to reviewers as supplementary file and shows
the evolution of the electron trap occupation distribution plotted as a function
of trap position and energy in the oxide layer during a typical charge pumping
experiment. Out-of-equilibrium conditions can be clearly identified.
624 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 59, NO. 3, MARCH 2012
Fig. 4. (Symbols) Measured and (lines) simulated CP current as a function of
Vlow . Simulation results for the same trap distribution but shifted 1 nm away
from Si/SiO2 are also shown in dot-dashed line.
Fig. 4 shows the differences on the maximum CP current
obtained with the QE approximation, illustrating the effects of
neglecting the energy dependence of the trapping time con-
stants during the extraction and confirming its importance in a
general transient analysis. In the following, the general transient
approach is used without considering the QE approximation.
C. Pumped and Probed CP Regions
Two representative metrics are used to assess the limita-
tions of the MFCP technique in the extraction of the defects
distribution, namely, the pumped and effectively probed oxide
regions. The pumped region represents the spatial and energetic
portion of the oxide where traps are exchanging carriers with
the substrate during a single CP pulse. This quantity has been
calculated using an analytical approach similar to the one
adopted in [6], [15], and [22] from the maximum electron and
hole occupations using
gCP(x,ET ) = (1 − fT (x,ET , tA)) fT (x,ET , tB) (4)
where tA and tB represent the timestep, which occur after
the low-level voltage plateau (corresponding to the maximum
capture of h+) and after the high-level voltage plateau (corre-
sponding to the maximum capture of e−), respectively.
Fig. 5 shows the pumped zone for different Vlow voltages
and for a 1-kHz CP signal and indicates the regions exchanging
carriers with the substrate during the voltage pulse. Charge
exchange is higher (bright color) in proximity of both the
substrate conduction and valence band edges located at 0 and
1.2 eV at position x = 0. Additionally, midgap traps are able
to capture electrons and emit holes contributing as well to the
pumped region.
We believe that the probed region offers a better estimation
of the degraded oxide regions contributing to carrier recombi-
nation and to the CP current calculated with (3). This quantity
can be interpreted as the impulse response of the CP current due
to a single trap placed at (x,ET ) and is determined as
fCP(x,ET ) =
∫
t
(
Φ˜C(x,ET , t)− Φ˜E(x,ET , t)
)
dt
NT (x,ET )
. (5)
Fig. 5. Pumped region calculated using (4) for various Vlow voltages and
using a 1-kHz pulse. The Si/SiO2 interface is placed at position x = 0, whereas
the Si conduction and valence bands are respectively at 0 and 1.2 eV. The bright
regions at the interface and near ESiC and E
Si
V are able to communicate with
the substrate during the CP pulse. The value has been normalized between 0,
corresponding to no carrier exchange, and 1, indicating maximum C/E.
Fig. 6. Probed CP region versus trap energy and position in the oxide
layer, calculated with (5) at ν = 1 kHz, Vsw = 2.5 V, and T = 300 K. The
current peak in Fig. 4 corresponds to the condition where the probed region is
maximum in extension and the operating regime varies from accumulation to
inversion as in (b). The Si/SiO2 interface is placed at position x = 0, whereas
the Si conduction and valence bands are at 0 and 1.2 eV, respectively.
Fig. 6 shows the calculated fCP(x,ET ) for a signal fre-
quency of 1 kHz and for different Vlow conditions. Only midgap
defects placed at the Si/SiO2 interface are probed, as carrier
recombination occurs in these energetic positions at the Si/SiO2
interface with the substrate. This is observed in Fig. 6 by the
presence of a bright area at midgap representing the probed
region versus energy and oxide depth. Defects placed near
the conduction and valence bands have too high C/E rates to
contribute to the CP current: Electrons in the conduction band
captured into the defects during the rising edge are immediately
emitted toward the same band during the falling edge, and
thus, do not contribute to the CP current. Deeper defects have
long time constants and are not probed, as they are not able
to exchange carriers with the channel at the considered pulse
frequency. Fig. 4 shows CP simulations for the same defect
distribution profile but shifted 1.2 nm away from the interface.
Different Vlow voltage conditions are shown and indicate that
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Fig. 7. Pumped CP region versus trap depth and energy, calculated using (4)
for different Vlow conditions and using the SFL approximation (ν = 1 kHz,
Vsw = 2.5 V, and T = 300 K). The reference energy is the Si valence band,
whereas Si/SiO2 is at depth x = 0 nm. A trapezoidal region is found in (b),
which relates to the Vlow condition where the peak in Jcp is maximum. This
result is in accordance with calculations performed in [6]. The extension of
the region in energy is larger due to the fact that traps are in equilibrium with
the substrate. The extension in depth remains comparable to the results shown
in Fig. 6.
Fig. 8. Probed CP region versus trap depth and energy, calculated using CP
pulses with Vlow = −1.4 V and different frequencies. Deeper defects having
reduced time constants are scanned using low-frequency pulses.
only specific midgap regions and at the Si/SiO2 interface can
be probed.
Comparing the pumped region gCP and the probed region
fCP in Figs. 5 and 6, respectively, one evidences that the
pumped zone includes the probed region. Indeed, gCP includes
two parasitic wings near ESiC and ESiV , corresponding to the
regions where both capture and emission of electrons or holes
occur, which should not be taken into account in the determina-
tion of the probed region and Jcp current calculation.
Even larger discrepancies are observed in the pumped region
when the SFL approximation is introduced (see Fig. 7): The
energy dependence of the pumped region on the trap energy is
reduced, and thus, a large portion of the energy gap is pumped.
However, in this case, the probed regions cannot be derived
from the flux contributions using (5), since this would conduct
to the incorrect interpretation concluding that fluxes near ESiC
and ESiV dominate over the fluxes at midgap [14].
The extension of fCP in oxide depth and energy strongly
varies with the pulse characteristics (swing, frequency, low-
base bias, . . .). For this reason, MFCP techniques are adopted
to scan particular regions of the oxide layer by comparing the
measured CP currents in response to diverse pulse conditions.
Fig. 8 illustrates the simulated fCP for three frequencies (1 kHz,
10 kHz, and 1 MHz) at T = 300 K and Vsw = 2.5 V. The
maximum probed regions achievable are illustrated at Vlow cor-
Fig. 9. Vsw dependence of the probed region at ν = 10 kHz, Vlow = −1.2 V,
and T = 300 K. The reference energy is the Si valence band, whereas
Si/SiO2 is at depth x = 0 nm. Higher Vsw permits scanning deeper in the
oxide depth and at energies closer to the Si band edges.
Fig. 10. CP current as a function of the low-level Vlow voltage and for
different pulse swings Vsw. The reference energy is the Si valence band,
whereas Si/SiO2 is at depth x = 0 nm. Measurement results in (a) are in
agreement with simulations in (b) and with literature [5], [15], [16], [23].
Fig. 11. Temperature dependence of the probed CP region at ν = 1 MHz,
Vlow = −1.2 V, and Vsw = 2.5 V. The reference energy is the Si valence
band, whereas Si/SiO2 is at depth x = 0 nm. Higher temperatures scan deeper
in the oxide depth.
responding to the maximum CP current. The trap concentration
in specific areas of the oxide (in energy and depth) can be ex-
tracted by comparing the current contribution of the additional
probed regions scanned with lower frequency signals. Similar
considerations can be applied considering the variation of JCP
with Vsw, shown in Fig. 9 from Vsw = 1 to 2.5 V. Defects (1-nm
deep) at the midgap can be probed at approximately ν = 1 kHz
and using Vsw = 2.5 V, whereas the defects closer to the Si
band edges require much lower frequencies.
Fig. 10 shows the dependence of the CP current with Vsw
for a 10-kHz CP signal frequency. The CP current is analyzed
as a function of Vlow and for different voltage swings Vsw.
Increasing the magnitude of the swing allows scanning of
deeper traps, and consequently, the peak increases since carrier
capture increases.
Temperature also plays an important role in multiphonon-
assisted transitions. Fig. 11 shows the variation of the probed re-
gion extension at (a) T = 200 K and (b) T = 400 K, indicating
the increase in the probed region extension when temperature is
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Fig. 12. (a) Gate capacitance measurements performed after 1000 s of positive
constant voltage stress, ramping-up and subsequently ramping down the large-
signal voltage for two frequencies. (b) Applied voltage versus time used for the
simulation and the analysis of hysteresis effects. A slowly varying dc voltage
is applied to the device, whereas an ac small-signal pulse (inset) is used to
calculate the ac response of the device from the trap displacement currents.
The ac small-signal pulse is considered on both the rise and the fall of the
dc voltage. (c) Detail of the hysteresis loops of the CGC capacitance in the
frequency range from 10 kHz to 1 MHz. The width of the hysteresis loops Δh
increases due to the fact that the total measurement time increases at lower
frequencies and more time is granted to deep traps to capture/emit carriers,
increasing the magnitude of the phenomenon. (Solid lines) Simulation results;
(dashed lines) measurements. The arrows indicate the sense of the applied dc
voltage.
raised. Arrows in Fig. 11 indicate the widening of the region for
increasing temperatures. The rise/fall times and the duty cycle
of the pulse have been found to play a minor role on the CP
current and on the simulated probed region.
Finally, since the C/E rates are exponentially dependent on
trap defect parameters (S, ω, and FC), their variation would
affect the spatial and energetic extension of the probed regions
and the magnitude of the currents. In our studies, we mainly fo-
cused on considering nominal properties with defect parameters
extracted from the studies in [24]. The consequence of varying
defect parameters is the subject of a separate publication [25].
IV. HYSTERESIS EFFECTS
Hysteresis loops are observed in measured ac characteristics;
the interpretation provided by the multiphonon model indicates
that they are due to the long time constants of border and oxide
traps, which are filled during the dc voltage sweep. Fig. 12(a)
shows the CGG capacitance measurement results after 1000 s
of constant voltage stress, where the ac measurements have
been performed ramping the applied voltage up and down. A
hysteresis loop of magnitude Δh is observed in weak inversion
and accumulation. The full pulse applied by the ac analyzer and
simulated with the model is shown in Fig. 12(b). During the
voltage ramp-up, deep traps having time constants in the order
of seconds/minutes (the time elapsed during the ramp-up) are
progressively filled, and the electrostatics of the system changes
with a positive increasing stretch-out. During ramping down,
the system is in a different condition with respect to the ramp-
up as deep traps are filled and require a certain amount of time
to emit carriers. Consequently, the dynamics of charge trapping
is altered, causing the hysteresis loop. As shown in Fig. 12(c),
the magnitude of the loop is found to be slightly dependent on
the frequency of the small-signal pulse. It should be pointed
out that the hysteresis loops in Fig. 12(a) cross each other in
depletion, revealing electron filling in inversion (Vth increase)
and hole capture in accumulation (Vfb decrease).
The hysteresis effect is observed in a full transient simulation
using the multiphonon model and the pulse characteristics
depicted in Fig. 12(b). A low-frequency large-signal sawtooth
pulse is applied. When reaching a certain voltage, the re-
sponse of the system to a small-signal sinusoidal pulse is then
calculated. The calculated transient current flows permit the
determination of the admittances of the system as in part I [17].
This operation is performed on the ramping up and down of
the large-signal pulse, for a limited set of dc voltages and fre-
quencies. The simulated capacitance values shown in Fig. 12(c)
indicate the fairly good agreement with measurements of the
hysteresis loops on the CGC capacitance.
The observation of hysteresis loops on the capacitance values
further confirms the presence of a widespread distribution of
C/E rates for deeper traps in energy and depth, in accordance
with multiphonon model results and recent TDDS measure-
ments of the trap relaxation constants [9], [26]. Additionally,
the stretch-out shown for all the CGV curves of part I [17] and
in Fig. 2(a) is affected by the measurement time, and thus, the
history of the system affects the accurate determination of the
threshold voltage shift.
The magnitude of the hysteresis loops strongly depends on
the total rise time of the dc pulse (not shown here), i.e., a
rapid increase in the dc voltage gives deeper traps less time
to reach equilibrium with the substrate, and thus, hysteresis
decreases.
V. CONCLUSION
Transient and hysteresis effects impacting MFCP and CV
characteristics of CMOS oxides have been analyzed by means
of a multiphonon-assisted charge trapping model, which has
been presented in detail in part I. In particular, the effects of
the approximation introduced when considering traps in equi-
librium with the carrier reservoirs have been analyzed. The SFL
approach can be used in dc conditions or for ac analysis around
an equilibrium point. It can be applied to the extraction and
investigation of Pb centers, as these interface defects respond
with high C/E rates, and thus, the energy dependence of their
time constants is reduced. The general transient approach is
suitable for analyzing bulk or border traps as in this model
the traps communicate with the gate or channel reservoirs with
their own C/E rates, and thus, they may not reach equilibrium
conditions due to their low C/E rates.
The multiphonon approach has been used for extracting
relevant trap distributions of interfacial defects using both CV
and CP techniques. The dependence of the probed region in
CP with pulse configuration, swing voltage, temperature, and
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equilibrium model has been investigated. In part I [17], similar
regions have been extracted from ac measurements. However,
whereas MFCP techniques permit scanning of midgap defects,
probing this region with CVG techniques requires frequencies
that are excessively small. On the other hand, CV methods
appear suitable for the extraction of defect concentrations in
proximity of ESiC and ESiV .
Hysteresis loops present in CV characteristics have been
analyzed and justified by the presence of border/oxide defects,
which are filled with the low time constants of the large-signal
dc pulse.
The proposed ac and transient model can be also applied to
evaluate the accuracy of extraction techniques based on com-
pact or analytical models and to a physical-based investigation
of the trapping phenomena. The analysis could be performed
also on complex oxide stacks and heterostructures, including
HighK Metal Gate (HKMG) and Silicon On Insulator (SOI)
devices.
APPENDIX
C/E MULTIPHONON TRANSITIONS
A. C/E Probability
The theory of multiphonon-assisted interaction [11], [12],
[27] predicts capture probabilities Wc given by
Wc(x, Ej , ET )= 2π

R(ΔE)|V |2 exp
(
F 2
F 2C
)
×
⎡
⎣rS (1− ΔE
ωS
)2
+(1−r)
√(
ΔE
ωS
)2
+4n(n+1)
⎤
⎦ (6)
where ΔE = Ej − ET and n = (exp(ω/(kBT ))− 1)−1 the
average number of phonons of pulsation ω given by
Bose–Einstein statistics, r and the Huang–Rhys factor S are
model parameters [10]. The discrete energy levels Ej in the
carrier reservoir have been calculated with the Schröedinger
solver [28].
The term R(ΔE) is expressed as
1
ω
exp
[
−(2n + 1)S + ΔE
2kBT
]∑
m
Im(z)δ(mω −ΔE)
(7)
being Im(z) the reduced Bessel function of order m and T the
device temperature.
The factor exp(F 2/F 2C) has been included to take into
account the exponential dependence of the capture probability
with respect to the electric field F in the oxide. The critical
field FC is an empirical model parameter, whose value has been
extracted from TDDS and STS measurements [9], [26], [29].
It has been introduced to model the exponential dependence
of the trapping rates with the stress voltage. A value of FC =
2.6 MV/cm has been used throughout this study. This result is
in good accordance with the measurements performed in [9]
and [26].
The calculation of the emission probability We assumes that
the trap is in thermal equilibrium with the gate/channel. From
this hypothesis and applying the detailed balance principle [30],
one has
We(x, Ej , ET ) = e
ET−Ej
kBT Wc(x, Ej , ET ). (8)
B. Defect Wave Function Model
In order to calculate the wave function overlap |V |2 and the
microscopic model parameters S and r, a model for the defect
wave function is needed. In this paper, the billiard-ball (BB)
model at the trapping center proposed by Ridley and Amato
[31] is used. Thus
|Φb〉 =
{
1/
√
z3T , for |z − z0| ≤ z02
0, for |z − z0| > z02
(9)
where z0 is the position of the trap center, and zT is the edge of
the cube, which is isovolumetric to the sphere of the defect [10].
Thus, zT = aT (4π/3)1/3 and aT = (/
√
2m∗(Ec(x)−ET ))
and Ec(x) is the conduction band level at position x. The
influence of the trapped charge and state on the trap potential
and wave function has been neglected.
C. Microscopic Parameters Calculation
The transition matrix element between a trapped state 〈Φb|
and a state in the channel |Φi〉 [18] has been expressed as
|V |2 = |〈Φb|U |Φi〉|2
= 5πS(ω2)2a2T
x+rT /2∫
x−rT /2
|ζ(z, Ej)|2 dz (10)
where ζ(z, Ej) is the wave function calculated using the
Schröedinger solver, and U is the Hamiltonian describing the
carrier-phonon interaction.
The Huang–Rhys factor S in the BB model can be calculated
using
S =
27
4(ω)2(qDrT )3
· D
2
ph
Mrω/
(11)
where Mrω/ = 1/(ρmω) and Dph is the phonon-deformation
potential and ρm the material density. A single defect phonon
frequency ω has been assumed in this work considering an av-
erage value determined in the studies of Berthe et al. [32]. The
Debye cutoff wave vector qD is defined as qD = (6π2/a0)1/3,
with a0 equal to (0.251/3) of the lattice constant in zinc-blend
lattice.
The properties of the defects in the Si/SiO2 interface and
in the SiO2 remain difficult to be estimated and probably
vary from defect to defect; in this paper, we used the set of
parameters determined by STS studies in [32] and [33] (S =
9.6 and ω = 32.5 meV). The phonon-deformation potential
Dph = 6 · 108 eV/cm is a parameter that has been extracted
from the measured values of the Huang–Rhys factor using (11).
These values have been used throughout this study, but
the dependence of the ac characteristics on the Huang–Rhys
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factor S has been also investigated, varying its value from
0.1 to 50 and noticing a significant variation of the intrinsic
trap frequency [21]. The calculation and measurement of this
parameter and of its field dependence is still under debate;
literature studies performed on bulk materials reported a wide
range of values from several decades down to 1 [12], [27].
D. C/E Rates
The C/E rates of e− are defined as
τ−1c (x,ET ) =
∑
j
Wc(x, Ej , ET )g2DD−(Ej)
τ−1e (x,ET ) =
∑
j
We(x, Ej , ET )g2DD0(Ej) (12)
where g2D = (m∗Si/π2) represents the 2-D density of states
in the semiconductor carrier reservoir, and m∗Si is the effective
mass of the carriers in Si (0.19m0 and 0.514m0 for e− and
h+, respectively, compared with the free e− mass m0). The
quantized energetic levels in the reservoir are indicated with
Ej and determined using the Poisson–Schroedinger (PS) solver
[34]. The coefficients D are expressed as
D−(Ej) = kBT ln
[
1 + exp
(−(Ej − EF )
kBT
)]
D0(Ej) = kBT ln
[
1 + exp
(−(Ej − EF )
kBT
)]
× exp
(Ej − EF
kBT
)
. (13)
Similar considerations are applied for the calculation of
the C/E rates of holes τ˜−1c /τ˜−1e . Considering the system in
thermal equilibrium, a Fermi–Dirac distribution can be used to
describe the carrier distribution function f(x, Ej , EF , t) in the
semiconductor.
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